Sciweavers

115 search results - page 22 / 23
» Sequential Circuit Verification Using Symbolic Model Checkin...
Sort
View
51
Voted
ISI
2006
Springer
14 years 9 months ago
Computational Modeling and Experimental Validation of Aviation Security Procedures
Security of civil aviation has become a major concern in recent years, leading to a variety of protective measures related to airport and aircraft security to be established by re...
Uwe Glässer, Sarah Rastkar, Mona Vajihollahi
BCS
2008
14 years 11 months ago
Hardware Dependability in the Presence of Soft Errors
Using formal verification for designing hardware designs free from logic design bugs has been an active area of research since the last 15 years. Technology has matured and we hav...
Ashish Darbari, Bashir M. Al-Hashimi
ACSD
2010
IEEE
251views Hardware» more  ACSD 2010»
14 years 7 months ago
Modular Interpretation of Heterogeneous Modeling Diagrams into Synchronous Equations Using Static Single Assignment
Abstract--The ANR project SPaCIFY develops a domainspecific programming environment, Synoptic, to engineer embedded software for space applications. Synoptic is an Eclipse-based mo...
Jean-Pierre Talpin, Julien Ouy, Thierry Gautier, L...
POPL
2010
ACM
15 years 7 months ago
Dependent Types from Counterexamples
d by recent research in abstract model checking, we present a new approach to inferring dependent types. Unlike many of the existing approaches, our approach does not rely on prog...
Tachio Terauchi
76
Voted
DAC
2005
ACM
15 years 10 months ago
Word level predicate abstraction and refinement for verifying RTL verilog
el Predicate Abstraction and Refinement for Verifying RTL Verilog Himanshu Jain CMU SCS, Pittsburgh, PA 15213 Daniel Kroening ETH Z?urich, Switzerland Natasha Sharygina CMU SCS an...
Himanshu Jain, Daniel Kroening, Natasha Sharygina,...