Sciweavers

163 search results - page 19 / 33
» Shared Memory Implementations of Synchronous Dataflow Specif...
Sort
View
ASPLOS
2008
ACM
14 years 11 months ago
Communication optimizations for global multi-threaded instruction scheduling
The recent shift in the industry towards chip multiprocessor (CMP) designs has brought the need for multi-threaded applications to mainstream computing. As observed in several lim...
Guilherme Ottoni, David I. August
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
15 years 2 months ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...
WMTE
2002
IEEE
15 years 2 months ago
Pattern-Based Annotations on E-Books: From Personal to Shared Didactic Content
Our research aims at defining models and software tools in order to provide learners with a training memory. This memory is a computer-based space where a learner can organize and...
Cyrille Desmoulins, Dominique Mille
ISCA
1993
IEEE
137views Hardware» more  ISCA 1993»
15 years 1 months ago
Transactional Memory: Architectural Support for Lock-Free Data Structures
A shared data structure is lock-free if its operations do not require mutual exclusion. If one process is interrupted in the middle of an operation, other processes will not be pr...
Maurice Herlihy, J. Eliot B. Moss
ENTCS
2006
176views more  ENTCS 2006»
14 years 9 months ago
Gauss: A Framework for Verifying Scientific Computing Software
High performance scientific computing software is of critical international importance as it supports scientific explorations and engineering. Software development in this area is...
Robert Palmer, Steve Barrus, Yu Yang, Ganesh Gopal...