Sciweavers

4747 search results - page 134 / 950
» Shuffle Memory System
Sort
View
ICCD
1999
IEEE
136views Hardware» more  ICCD 1999»
15 years 6 months ago
ActiveOS: Virtualizing Intelligent Memory
Current trends in DRAM memory chip fabrication have led many researchers to propose \intelligent memory" architectures that integrate microprocessors or logic with memory. Su...
Mark Oskin, Frederic T. Chong, Timothy Sherwood
118
Voted
ATVA
2009
Springer
97views Hardware» more  ATVA 2009»
15 years 2 months ago
Memory Usage Verification Using Hip/Sleek
Embedded systems often come with constrained memory footprints. It is therefore essential to ensure that software running on such platforms fulfils memory usage specifications at c...
Guanhua He, Shengchao Qin, Chenguang Luo, Wei-Ngan...
DAC
2009
ACM
15 years 6 months ago
Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators
Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-pu...
José Baiocchi, Bruce R. Childers
RTAS
1997
IEEE
15 years 5 months ago
RT-CRM: Real-Time Channel-based Reflective Memory
In this paper, we propose and present Real-Time Channel-based Reflective Memory (RT-CRM)
Chia Shen, Ichiro Mizunuma
ANSS
2007
IEEE
15 years 3 months ago
Modelling Network Memory Servers with Parallel Processors, Break-downs and Repairs
This paper presents an analytical method for the performability evaluation of a previously reported network memory server attached to a local area network. To increase the perform...
Orhan Gemikonakli, Glenford E. Mapp, Enver Ever, D...