Sciweavers

4747 search results - page 165 / 950
» Shuffle Memory System
Sort
View
113
Voted
FPGA
1999
ACM
130views FPGA» more  FPGA 1999»
15 years 6 months ago
Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks
The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition...
Frank Heile, Andrew Leaver
117
Voted
RTSS
2006
IEEE
15 years 7 months ago
An Emprical Evaluation of Memory Management Alternatives for Real-Time Java
Memory management is a critical issue for correctness and performance of hard-real time systems. Java environments usually incorporate high-throughput garbage collection algorithm...
Filip Pizlo, Jan Vitek
ACMMSP
2005
ACM
106views Hardware» more  ACMMSP 2005»
15 years 7 months ago
Impact of modern memory subsystems on cache optimizations for stencil computations
In this work we investigate the impact of evolving memory system features, such as large on-chip caches, automatic prefetch, and the growing distance to main memory on 3D stencil ...
Shoaib Kamil, Parry Husbands, Leonid Oliker, John ...
WSC
2001
15 years 3 months ago
Use of DaSSF in a scalable multiprocessor wireless simulation architecture
The problem of efficient load distribution and scaling of large-scale wireless communication system simulation on multiprocessor architectures (both shared memory and cluster arra...
Trefor J. Delve, Nathan Smith
WIESS
2000
15 years 3 months ago
HP Scalable Computing Architecture
The HP V-Class server family provides up to 32 processors and 32 GB of memory in a single cabinet. Scalable Computing Architecture technology allows multiple V-Class cabinets to b...
Arun Kumar, Randy Wright