Sciweavers

4747 search results - page 324 / 950
» Shuffle Memory System
Sort
View
143
Voted
AICCSA
2006
IEEE
115views Hardware» more  AICCSA 2006»
15 years 11 months ago
Throughput of ARQ Protocols Over Nakagami and MIMO Block Fading Channels
Automatic-repeat request (ARQ) protocols are used to provide reliable communication in wireless networks. In this paper the throughput of the basic selective-repeat (SR) ARQ in bl...
Salam A. Zummo
180
Voted
ASPLOS
2011
ACM
14 years 8 months ago
Pocket cloudlets
Cloud services accessed through mobile devices suffer from high network access latencies and are constrained by energy budgets dictated by the devices’ batteries. Radio and batt...
Emmanouil Koukoumidis, Dimitrios Lymberopoulos, Ka...
EUROSYS
2011
ACM
14 years 8 months ago
SRM-buffer: an OS buffer management technique to prevent last level cache from thrashing in multicores
Buffer caches in operating systems keep active file blocks in memory to reduce disk accesses. Related studies have been focused on how to minimize buffer misses and the caused pe...
Xiaoning Ding, Kaibo Wang, Xiaodong Zhang
HIPEAC
2011
Springer
14 years 4 months ago
NoC-aware cache design for multithreaded execution on tiled chip multiprocessors
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
Ahmed Abousamra, Alex K. Jones, Rami G. Melhem
ASPLOS
2012
ACM
14 years 19 days ago
Comprehensive kernel instrumentation via dynamic binary translation
Dynamic binary translation (DBT) is a powerful technique that enables fine-grained monitoring and manipulation of an existing program binary. At the user level, it has been emplo...
Peter Feiner, Angela Demke Brown, Ashvin Goel