4747 search results - page 40 / 950 » Shuffle Memory System |
75
Voted
CODES
2000
IEEE
15 years 2 months ago
2000
IEEE
Memory interleaving is a cost-efficient approach to increase bandwidth. Improving data access locality and reducing memory access conflicts are two important aspects to achieve hi...
IPPS
2003
IEEE
15 years 3 months ago
2003
IEEE
Our recent work on uniprocessor and single-node multiprocessor (SMP) active memory systems uses address remapping techniques in conjunction with extended cache coherence protocols...
116
click to vote
SIGMETRICS
2008
ACM
14 years 9 months ago
2008
ACM
Memory trace analysis is an important technology for architecture research, system software (i.e., OS, compiler) optimization, and application performance improvements. Many appro...
81
Voted
EIT
2009
IEEE
15 years 4 months ago
2009
IEEE
—System-level design (SLD) provides a solution to the challenge of increasing design complexity and time-to-market pressure in modern embedded system designs. In this paper, we p...
101
click to vote
CODES
2010
IEEE
14 years 7 months ago
2010
IEEE
In high-level synthesis, pipelined designs are often restricted by the number of memory banks available to the synthesis system. Using multiple memory banks can improve the perfor...