Sciweavers

4747 search results - page 86 / 950
» Shuffle Memory System
Sort
View
TC
2008
14 years 9 months ago
A Hybrid Flash File System Based on NOR and NAND Flash Memories for Embedded Devices
This paper presents a hybrid flash file system (HFFS) based on both NOR flash and NAND flash memory. In a conventional NAND flash-based flash file system, there is a trade-off betw...
Chul Lee, Sung Hoon Baek, Kyu Ho Park
DATE
2009
IEEE
248views Hardware» more  DATE 2009»
15 years 4 months ago
KAST: K-associative sector translation for NAND flash memory in real-time systems
Abstract—Flash memory is a good candidate for the storage device in real-time systems due to its non-fluctuating performance, low power consumption and high shock resistance. Ho...
Hyun-jin Cho, Dongkun Shin, Young Ik Eom
IPPS
2002
IEEE
15 years 2 months ago
Comparing the Memory System Performance of DSS Workloads on the HP V-Class and SGI Origin 2000
In this paper, we present an in-depth analysis of the memory system performance of the DSS commercial workloads on two state-of-the-art multiprocessors: the SGI Origin 2000 and th...
Rong Yu, Laxmi N. Bhuyan, Ravi R. Iyer
ASPLOS
2006
ACM
15 years 1 months ago
Efficient type and memory safety for tiny embedded systems
We report our experience in implementing type and memory safety in an efficient manner for sensor network nodes running TinyOS: tiny embedded systems running legacy, C-like code. ...
John Regehr, Nathan Cooprider, Will Archer, Eric E...
HPCA
2005
IEEE
15 years 10 months ago
Tapping ZettaRAMTM for Low-Power Memory Systems
ZettaRAMTM is a new memory technology under development by ZettaCoreTM as a potential replacement for conventional DRAM. The key innovation is replacing the conventional capacitor...
Ravi K. Venkatesan, Ahmed S. Al-Zawawi, Eric Roten...