Sciweavers

623 search results - page 38 / 125
» Side-Channel Issues for Designing Secure Hardware Implementa...
Sort
View
MSE
2005
IEEE
133views Hardware» more  MSE 2005»
15 years 9 months ago
Embedded System Design with FPGAs Using HDLs (Lessons Learned and Pitfalls to Be Avoided)
This paper describes the authors experience with teaching VHDL (and more recently, Verilog) to undergraduate and graduate students at WPI and to engineers through various short co...
R. James Duckworth
ISCIS
2003
Springer
15 years 8 months ago
Design and Evaluation of a Source Routed Ad Hoc Network
Effects of network parameters on the performance of mobile ad hoc networks (MANETs) have been widely investigated. However, there are certain issues related to the hardware implem...
Faysal Basci, Hakan Terzioglu, Taskin Koçak
107
Voted
MICRO
1997
IEEE
110views Hardware» more  MICRO 1997»
15 years 7 months ago
The Design and Performance of a Conflict-Avoiding Cache
High performance architectures depend heavily on efficient multi-level memory hierarchies to minimize the cost of accessing data. This dependence will increase with the expected i...
Nigel P. Topham, Antonio González, Jos&eacu...
DAGSTUHL
2007
15 years 5 months ago
QUAD: Overview and Recent Developments
We give an outline of the specification and provable security features of the QUAD stream cipher proposed at Eurocrypt 2006 [6]. The cipher relies on the iteration of a multivaria...
David Arditti, Côme Berbain, Olivier Billet,...
100
Voted
ITC
2003
IEEE
105views Hardware» more  ITC 2003»
15 years 8 months ago
IEEE 1149.6 - A Practical Perspective
The IEEE 1149.6 standard was approved in March of 2003. The standard extends the capability of the IEEE 1149.1 standard to include AC-coupled and/or differential nets. These nets ...
Bill Eklow, Carl Barnhart, Mike Ricchetti, Terry B...