Sciweavers

623 search results - page 41 / 125
» Side-Channel Issues for Designing Secure Hardware Implementa...
Sort
View
121
Voted
WPES
2005
ACM
15 years 9 months ago
Secure off-the-record messaging
At the 2004 Workshop on Privacy in the Electronic Society (WPES), Borisov, Goldberg and Brewer, presented “Off the Record Messaging” (OTR), a protocol designed to add endto-e...
Mario Di Raimondo, Rosario Gennaro, Hugo Krawczyk
139
Voted
MICRO
2008
IEEE
103views Hardware» more  MICRO 2008»
15 years 10 months ago
Testudo: Heavyweight security analysis via statistical sampling
Heavyweight security analysis systems, such as taint analysis and dynamic type checking, are powerful technologies used to detect security vulnerabilities and software bugs. Tradi...
Joseph L. Greathouse, Ilya Wagner, David A. Ramos,...
142
Voted
IEEEPACT
2006
IEEE
15 years 9 months ago
Testing implementations of transactional memory
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi...
182
Voted
ISCA
2011
IEEE
269views Hardware» more  ISCA 2011»
14 years 7 months ago
Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security
High assurance systems used in avionics, medical implants, and cryptographic devices often rely on a small trusted base of hardware and software to manage the rest of the system. ...
Mohit Tiwari, Jason Oberg, Xun Li 0001, Jonathan V...
ECOOPW
1999
Springer
15 years 7 months ago
Security in Active Networks
The desire for exible networking services has given rise to the concept of active networks." Active networks provide a general framework for designing and implementing network...
D. Scott Alexander, William A. Arbaugh, Angelos D....