623 search results - page 75 / 125 » Side-Channel Issues for Designing Secure Hardware Implementa... |
108
Voted
IJES
2008
15 years 3 months ago
2008
: At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map rapidly and efficiently signal processing applications written ...
123
Voted
IEEEPACT
2009
IEEE
15 years 10 months ago
2009
IEEE
—Oblivious routing can be implemented on simple router hardware, but network performance suffers when routes become congested. Adaptive routing attempts to avoid hot spots by re-...
126
Voted
ICCD
2004
IEEE
16 years 19 days ago
2004
IEEE
Three dimensional vertically integrated systems allow active devices to be placed on multiple device layers. In recent years, a number of research efforts have addressed physical ...
121
Voted
DATE
2010
IEEE
15 years 2 months ago
2010
IEEE
Abstract—On-chip interconnection network is a crucial design component in high-performance System-on-Chips (SoCs). Many of previous works have focused on the automation of its to...
123
Voted
CHES
2007
Springer
15 years 10 months ago
2007
Springer
With the establishment of the AES the need for new block ciphers has been greatly diminished; for almost all block cipher applications the AES is an excellent and preferred choice....