Sciweavers

5903 search results - page 1013 / 1181
» Signal Processing
Sort
View
DAC
2007
ACM
15 years 10 months ago
Programming Living Cells to Function as Massively Parallel Computers
We have reprogrammed the genomes of living cells to construct massively parallel biological computers capable of processing two-dimensional images at a theoretical resolution of g...
Jeffrey J. Tabor
ICC
2007
IEEE
15 years 10 months ago
LPRE: Lost Speech Packet Recovery with Enhancement
In the internet telephony, loss of IP packets causes instantaneous discontinuities in the received speech. In this paper, we have focused on finding an error resilient method for t...
Hossein Ajorloo, Mohammad T. Manzuri Shalmani
APCCAS
2006
IEEE
373views Hardware» more  APCCAS 2006»
15 years 10 months ago
A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs
A new low offset dynamic comparator for high resolution high speed analog-to-digital application has been designed. Inputs are reconfigured from the typical differential pair compa...
Vipul Katyal, Randall L. Geiger, Degang Chen
ICCD
1995
IEEE
51views Hardware» more  ICCD 1995»
15 years 10 months ago
Implementing a STARI chip
STARI is a high-speed signaling technique that uses both synchronous and self-timed circuits. To demonstrate STARI, a chip has been fabricated using the MOSIS 2 CMOS process. In a...
Mark R. Greenstreet
159
Voted
SCALESPACE
1997
Springer
15 years 10 months ago
Scale Space Analysis by Stabilized Inverse Diffusion Equations
Abstract. We introduce a family of first-order multi-dimensional ordinary differential equations (ODEs) with discontinuous right-hand sides and demonstrate their applicability in i...
Ilya Pollak, Alan S. Willsky, Hamid Krim
« Prev « First page 1013 / 1181 Last » Next »