Sciweavers

1093 search results - page 33 / 219
» Simplifying parallel and distributed simulation with the DUP...
Sort
View
EURODAC
1994
IEEE
209views VHDL» more  EURODAC 1994»
15 years 1 months ago
MOS VLSI circuit simulation by hardware accelerator using semi-natural models
- The accelerator is destined to circuit-level simulation of digital and analog/digital MOS VLSI'c containing of up to 100 thousand transistors (with 16 Mb RAM host-machine). ...
Victor V. Denisenko
IPPS
2009
IEEE
15 years 4 months ago
Performance evaluation of gang scheduling in a two-cluster system with migrations
Gang scheduling is considered to be a highly effective task scheduling policy for distributed systems. In this paper we present a migration scheme which reduces the fragmentation ...
Zafeirios C. Papazachos, Helen D. Karatza
87
Voted
EUROPAR
2009
Springer
14 years 7 months ago
Argument Controlled Profiling
Profiling tools relate measurements to code context such as function names in order to guide code optimization. For a more detailed analysis, call path or phase-based profiling enh...
Tilman Küstner, Josef Weidendorfer, Tobias We...
PDP
2008
IEEE
15 years 4 months ago
Internet-Scale Simulations of a Peer Selection Algorithm
The match between a peer-to-peer overlay and the physical Internet infrastructure is a constant issue. Time-constrained peer-to-peer applications such as live streaming systems ar...
Ali Boudani, Yiping Chen, Gilles Straub, Gwendal S...
84
Voted
IPPS
1994
IEEE
15 years 1 months ago
Parallel Evaluation of a Parallel Architecture by Means of Calibrated Emulation
A parallel transputer-based emulator has been developed to evaluate the DDM--ahighlyparallel virtual shared memory architecture. The emulator provides performance results of a har...
Henk L. Muller, Paul W. A. Stallard, David H. D. W...