The CLA-EC is a model obtained by combining the concepts of cellular learning automata and evolutionary algorithms. The parallel structure of the CLA-EC makes it suitable for hard...
Logical effort (LE) is a linear technique for modelling the delay of a circuit in a technology independent manner. It offers the potential to simplify delay models for FPGAs and g...
In this paper we introduce the Partition Task problem class along with a complexity measure to evaluate its instances and a performance measure to quantify the ability of a system...
In this paper, a new direction-of-arrival (DOA) estimation technique applicable to partly-calibrated arrays (PCAs) composed of arbitrary subarrays with unknown subarray displaceme...
Pouyan Parvazi, Marius Pesavento, Alex B. Gershman
Developing dispatching rules for manufacturing systems is a tedious process, which is time- and cost-consuming. Since there is no good general rule for different scenarios and ob...