Sciweavers

974 search results - page 157 / 195
» Simulation blocks for TOSSIM-T2
Sort
View
FAST
2008
15 years 1 months ago
BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage
Flash memory has become the most important storage media in mobile devices, and is beginning to replace hard disks in desktop systems. However, its relatively poor random write pe...
Hyojun Kim, Seongjun Ahn
ASPDAC
2008
ACM
109views Hardware» more  ASPDAC 2008»
15 years 1 months ago
TCG-based multi-bend bus driven floorplanning
Abstract--In this paper, the problem of bus driven floorplanning is addressed. Given a set of modules and bus specifications, a floorplan solution including the bus routes will be ...
Tilen Ma, Evangeline F. Y. Young
ASPDAC
2005
ACM
81views Hardware» more  ASPDAC 2005»
15 years 1 months ago
Power estimation starategies for a low-power security processor
In this paper, we present the power estimation methodologies for the development of a low-power security processor that contains significant amount of logic and memory. For the lo...
Yen-Fong Lee, Shi-Yu Huang, Sheng-Yu Hsu, I-Ling C...
ASPDAC
2005
ACM
120views Hardware» more  ASPDAC 2005»
15 years 1 months ago
STACCATO: disjoint support decompositions from BDDs through symbolic kernels
Abstract— A disjoint support decomposition (DSD) is a representation of a Boolean function F obtained by composing two or more simpler component functions such that the component...
Stephen Plaza, Valeria Bertacco
81
Voted
ASPDAC
2005
ACM
111views Hardware» more  ASPDAC 2005»
15 years 1 months ago
Wave-pipelined on-chip global interconnect
— A novel wave-pipelined global interconnect system is developed for reliable, high throughput, on-chip data communication. We argue that because there is only a single signal pr...
Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen