Sciweavers

181 search results - page 8 / 37
» Simulation of High-Performance Memory Allocators
Sort
View
ICASSP
2011
IEEE
14 years 3 months ago
Data-path and memory error compensation technique for low power JPEG implementation
This paper presents a novel technique to mitigate effects of datapath and memory errors in JPEG implementations. These errors are mainly caused by voltage scaling and process vari...
Yunus Emre, Chaitali Chakrabarti
WSC
2007
15 years 2 months ago
A simulation framework for energy efficient data grids
High performance data grids are increasingly becoming popular platforms to support data-intensive applications. Reducing high energy consumption caused by data grids is a challeng...
Ziliang Zong, Xiao Qin, Xiaojun Ruan, Kiranmai Bel...
ECRTS
2007
IEEE
15 years 6 months ago
Memory Resource Management for Real-Time Systems
Dynamic memory storage has been widely used for years in computer science. However, its use in real-time systems has not been considered as an important issue, and memory manageme...
Audrey Marchand, Patricia Balbastre, Ismael Ripoll...
PROCEDIA
2010
148views more  PROCEDIA 2010»
14 years 6 months ago
SysCellC: a data-flow programming model on multi-GPU
High performance computing with low cost machines becomes a reality with GPU. Unfortunately, high performances are achieved when the programmer exploits the architectural specific...
Dominique Houzet, Sylvain Huet, Anis Rahman
ISCA
1993
IEEE
157views Hardware» more  ISCA 1993»
15 years 3 months ago
The Performance of Cache-Coherent Ring-based Multiprocessors
Advances in circuit and integration technology are continuously boosting the speed of microprocessors. One of the main challenges presented by such developments is the effective u...
Luiz André Barroso, Michel Dubois