Sciweavers

1304 search results - page 48 / 261
» Simulation of Soliton Circuits
Sort
View
MJ
2007
119views more  MJ 2007»
14 years 9 months ago
Automated energy calculation and estimation for delay-insensitive digital circuits
With increasingly smaller feature sizes and higher on-chip densities, the power dissipation of VLSI systems has become a primary concern for designers. This paper first describes...
Venkat Satagopan, Bonita Bhaskaran, Anshul Singh, ...
IWSOC
2005
IEEE
141views Hardware» more  IWSOC 2005»
15 years 3 months ago
Design and Optimization of Low-Voltage Low-Power Quasi-Floating Gate Digital Circuits
This paper explores the design and optimization of Quasi-Floating Gate MOS techniques to lowvoltage/low-power digital circuitry. The simulated power consumption of standard CMOS g...
Kenneth A. Townsend, James W. Haslett, Krzysztof I...
FDL
2003
IEEE
15 years 3 months ago
Analog Circuit Modeling in SystemC
This paper proposes a methodology for the extension of SystemC to mixed signal systems. An oscillator made up of an inverter chain has been used to test the accuracy and stability...
Massimo Conti, Marco Caldari, Simone Orcioni, Gior...
MSE
1999
IEEE
204views Hardware» more  MSE 1999»
15 years 2 months ago
A PC-based Educational Tool for CMOS Integrated Circuit Design
This paper presents a PC based software running on PC dedicated to the training in sub-micron CMOS VLSI design. The software firstly consists in a HDL-based schematic editor with ...
Etienne Sicard, Chen Xi
DAC
2000
ACM
15 years 11 months ago
Dynamic noise analysis in precharge-evaluate circuits
A dynamic noise model is developed and applied to analyze the noise immunity of precharge-evaluate circuits. Considering that the primary source of noise-injection in the circuit ...
Dinesh Somasekhar, Seung Hoon Choi, Kaushik Roy, Y...