Sciweavers

6 search results - page 2 / 2
» Simultaneous short-path and long-path timing optimization fo...
Sort
View
DAC
2005
ACM
14 years 7 months ago
Device and architecture co-optimization for FPGA power reduction
Device optimization considering supply voltage Vdd and threshold voltage Vt tuning does not increase chip area but has a great impact on power and performance in the nanometer tec...
Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, Lei He