Sciweavers

719 search results - page 114 / 144
» Sizing router buffers
Sort
View
133
Voted
ISCC
2007
IEEE
15 years 6 months ago
MCP: Few Bits for Fairing and Small Queues in the Stable State
Abstract— Interactive and other delay-sensitive applications are interested in keeping end-to-end delays of their packets minimal. Unfortunately, congestion control offered by Tr...
Maxim Podlesny, Sergey Gorinsky
TRIDENTCOM
2006
IEEE
15 years 6 months ago
A testbed demonstrating optical IP switching (OIS) in disaggregated network architectures
: The lack of a unified control plane does not allow current optical networks to dynamically provision new optical paths. The IETF standardization body has proposed the Generalized...
Marco Ruffini, Donal O'Mahony, Linda Doyle
ANCS
2006
ACM
15 years 6 months ago
A practical fast parallel routing architecture for Clos networks
Clos networks are an important class of switching networks due to their modular structure and much lower cost compared with crossbars. For routing I/O permutations of Clos network...
Si-Qing Zheng, Ashwin Gumaste, Enyue Lu
INFOCOM
2005
IEEE
15 years 6 months ago
An analytic framework for modeling peer to peer networks
Abstract—This paper presents an analytic framework to evaluate the performance of peer to peer (P2P) networks. Using the time to download or replicate an arbitrary file as the m...
Krishna K. Ramachandran, Biplab Sikdar
ISLPED
2005
ACM
108views Hardware» more  ISLPED 2005»
15 years 6 months ago
Replacing global wires with an on-chip network: a power analysis
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...
Seongmoo Heo, Krste Asanovic