Sciweavers

719 search results - page 122 / 144
» Sizing router buffers
Sort
View
86
Voted
WWW
2009
ACM
16 years 1 months ago
MASTH proxy: an extensible platform for web overload control
Many overload control mechanisms for Web based applications aim to prevent overload by setting limits on factors such as admitted load, number of server threads, buffer size. For ...
Vipul Mathur, Sanket Dhopeshwarkar, Varsha Apte
74
Voted
VLSID
2003
IEEE
78views VLSI» more  VLSID 2003»
16 years 26 days ago
Interface Design Techniques for Single-Chip Systems
This paper quantifies the performance of typical functional unit interface designs in single-chip systems. We introduce a specific equation to guide the design of optimal module i...
Robert H. Bell Jr., Lizy Kurian John
113
Voted
HPCA
2001
IEEE
16 years 25 days ago
Reevaluating Online Superpage Promotion with Hardware Support
fipical translation lookaside buffers (TLBs)can map a far smaller region of memory than application footprints demand, and the cost of handling TLB misses therefore limits the per...
Zhen Fang, Lixin Zhang, John B. Carter, Wilson C. ...
OSDI
2002
ACM
16 years 23 days ago
Practical, Transparent Operating System Support for Superpages
Most general-purpose processors provide support for memory pages of large sizes, called superpages. Superpages enable each entry in the translation lookaside buffer (TLB) to map a...
Juan Navarro, Sitaram Iyer, Peter Druschel, Alan L...
183
Voted
SIGMOD
2008
ACM
125views Database» more  SIGMOD 2008»
16 years 19 days ago
Categorical skylines for streaming data
The problem of skyline computation has attracted considerable research attention. In the categorical domain the problem becomes more complicated, primarily due to the partially-or...
Nikos Sarkas, Gautam Das, Nick Koudas, Anthony K. ...