Sciweavers

719 search results - page 125 / 144
» Sizing router buffers
Sort
View
110
Voted
ICDCS
2006
IEEE
15 years 6 months ago
Adaptive Control of Extreme-scale Stream Processing Systems
Abstract— Distributed stream processing systems offer a highly scalable and dynamically configurable platform for time-critical applications ranging from real-time, exploratory ...
Lisa Amini, Navendu Jain, Anshul Sehgal, Jeremy Si...
ICMCS
2005
IEEE
143views Multimedia» more  ICMCS 2005»
15 years 6 months ago
Dynamic Gop Structure Determination for Real-Time MPEG-4 Advanced Simple Profile Video Encoder
MPEG-4 Advanced Simple Profile video provides I, P, and B –type frames in each GOP (Group Of Pictures). To maximize the coding efficiency, it is important to determine the distr...
Yu-Lin Wang, Jing-Xin Wang, Yen-Wen Lai, Alvin Wen...
98
Voted
ISCA
2005
IEEE
101views Hardware» more  ISCA 2005»
15 years 6 months ago
Virtualizing Transactional Memory
Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, ...
Ravi Rajwar, Maurice Herlihy, Konrad K. Lai
90
Voted
P2P
2005
IEEE
15 years 6 months ago
Video Management in Peer-to-Peer Systems
Providing scalable video services in a peer-to-peer (P2P) environment is challenging. Since videos are typically large and require high communication bandwidth for delivery, many ...
Ying Cai, Zhan Chen, Wallapak Tavanapong
WMPI
2004
ACM
15 years 5 months ago
Scalable cache memory design for large-scale SMT architectures
The cache hierarchy design in existing SMT and superscalar processors is optimized for latency, but not for bandwidth. The size of the L1 data cache did not scale over the past dec...
Muhamed F. Mudawar