719 search results - page 126 / 144 » Sizing router buffers |
111
Voted
DATE
2003
IEEE
15 years 5 months ago
2003
IEEE
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
92
Voted
AINA
2009
IEEE
15 years 5 months ago
2009
IEEE
—Although several analytical models have been proposed for wireless sensor networks (WSNs) with different capabilities, very few of them consider the effect of general service di...
DATE
2002
IEEE
15 years 5 months ago
2002
IEEE
Complex embedded systems consist of hardware and software components from different domains, such as control and signal processing, many of them supplied by different IP vendors. ...
106
Voted
INFOCOM
2002
IEEE
15 years 5 months ago
2002
IEEE
Abstract— We consider stochastic guarantees for networks with aggregate scheduling, in particular, Expedited Forwarding (EF). Our approach on the assumption that a node can be ab...
ISCA
2002
IEEE
15 years 5 months ago
2002
IEEE
Instruction window size is an important design parameter for many modern processors. Large instruction windows offer the potential advantage of exposing large amounts of instructi...