Sciweavers

719 search results - page 13 / 144
» Sizing router buffers
Sort
View
TRIDENTCOM
2006
IEEE
15 years 6 months ago
Emulation versus simulation: A case study of TCP-targeted denial of service attacks
—In this paper, we investigate the applicability of simulation and emulation for denial of service (DoS) attack experimentation. As a case study, we consider low-rate TCP-targete...
Roman Chertov, Sonia Fahmy, Ness B. Shroff
101
Voted
CODES
2005
IEEE
15 years 6 months ago
Shift buffering technique for automatic code synthesis from synchronous dataflow graphs
This paper proposes a new efficient buffer management technique called shift buffering for automatic code synthesis from synchronous dataflow graphs (SDF). Two previous buffer man...
Hyunok Oh, Nikil D. Dutt, Soonhoi Ha
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
15 years 6 months ago
Microarchitecture of a High-Radix Router
Evolving semiconductor and circuit technology has greatly increased the pin bandwidth available to a router chip. In the early 90s, routers were limited to 10Gb/s of pin bandwidth...
John Kim, William J. Dally, Brian Towles, Amit K. ...
ISVLSI
2008
IEEE
142views VLSI» more  ISVLSI 2008»
15 years 6 months ago
A Fuzzy Approach for Variation Aware Buffer Insertion and Driver Sizing
In nanometer regime, the effects of process variations are dominating circuit performance, power and reliability of circuits. Hence, it is important to properly manage variation e...
Venkataraman Mahalingam, Nagarajan Ranganathan
ISCC
2003
IEEE
15 years 5 months ago
Controlling Bursts in Best-effort Routers for Flow Isolation
In today’s Internet a user can be adversely affected by other users that overload the router. To address this problem, routers need to provide flow isolation. In this paper, we...
Miguel A. Ruiz-Sánchez, Walid Dabbous