Sciweavers

719 search results - page 141 / 144
» Sizing router buffers
Sort
View
97
Voted
EMSOFT
2007
Springer
15 years 6 months ago
Methods for multi-dimensional robustness optimization in complex embedded systems
Design space exploration of embedded systems typically focuses on classical design goals such as cost, timing, buffer sizes, and power consumption. Robustness criteria, i.e. sensi...
Arne Hamann, Razvan Racu, Rolf Ernst
LCTRTS
2007
Springer
15 years 6 months ago
Addressing instruction fetch bottlenecks by using an instruction register file
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...
Stephen Roderick Hines, Gary S. Tyson, David B. Wh...
90
Voted
ISCA
2006
IEEE
148views Hardware» more  ISCA 2006»
15 years 6 months ago
Tolerating Dependences Between Large Speculative Threads Via Sub-Threads
Thread-level speculation (TLS) has proven to be a promising method of extracting parallelism from both integer and scientific workloads, targeting speculative threads that range ...
Christopher B. Colohan, Anastassia Ailamaki, J. Gr...
MICRO
2006
IEEE
82views Hardware» more  MICRO 2006»
15 years 6 months ago
Yield-Aware Cache Architectures
One of the major issues faced by the semiconductor industry today is that of reducing chip yields. As the process technologies have scaled to smaller feature sizes, chip yields ha...
Serkan Ozdemir, Debjit Sinha, Gokhan Memik, Jonath...
114
Voted
SI3D
2006
ACM
15 years 6 months ago
Splatting indirect illumination
Global illumination provides a visual richness not achievable with the direct illumination models used by most interactive applications. To generate global effects, numerous appro...
Carsten Dachsbacher, Marc Stamminger