Sciweavers

719 search results - page 18 / 144
» Sizing router buffers
Sort
View
97
Voted
ICDE
2007
IEEE
125views Database» more  ICDE 2007»
15 years 6 months ago
Improved Buffer Size Adaptation through Cache/Controller Coupling
Database workloads seldom remain static. A system tuned by an expert for the current environment, might not always remain optimal. To deal with this situation, database systems ha...
Christian A. Lang, Bishwaranjan Bhattacharjee, Tim...
96
Voted
ISPD
1997
ACM
142views Hardware» more  ISPD 1997»
15 years 4 months ago
Minimization of chip size and power consumption of high-speed VLSI buffers
In this paper, we study optimal bu er design in high-performance VLSI systems. Speci cally, we design a bu er for a given load such that chip area and power dissipation are minima...
D. Zhou, X. Y. Liu