Sciweavers

719 search results - page 21 / 144
» Sizing router buffers
Sort
View
GLOBECOM
2006
IEEE
15 years 6 months ago
Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services
— Combined input-crosspoint buffered (CICB) packet switches with dedicated crosspoint buffers require a minimum amount of memory in the buffered crossbar of N2 × k × L, where N...
Ziqian Dong, Roberto Rojas-Cessa
HOTI
2005
IEEE
15 years 6 months ago
Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch
— The amount of memory in buffered crossbars in combined input-crosspoint buffered switches is proportional to the number of crosspoints, or O(N2 ), where N is the number of port...
Ziqian Dong, Roberto Rojas-Cessa
INFOCOM
2003
IEEE
15 years 5 months ago
Flow Level Simulation of Large IP Networks
— The aim of this paper is to simulate the interaction of a large number of TCP controlled flows and UDP flows sharing many routers/links, from the knowledge of the network par...
François Baccelli, Dohy Hong
92
Voted
INFOCOM
2007
IEEE
15 years 6 months ago
Congestion Control for Small Buffer High Speed Networks
— There is growing interest in designing high speed routers with small buffers that store only tens of packets. Recent studies suggest that TCP NewReno, with the addition of a pa...
Yu Gu, Donald F. Towsley, C. V. Hollot, Honggang Z...
84
Voted
ICC
2007
IEEE
138views Communications» more  ICC 2007»
15 years 6 months ago
Scalable Router Memory Architecture Based on Inter-leaved DRAM: Analysis and Numerical Studies
1  Routers need buffers to store and forward packets, especially when there is network congestion. With current memory technology, neither the SRAM nor the DRAM alone is suitabl...
Feng Wang, Mounir Hamdi