Sciweavers

719 search results - page 33 / 144
» Sizing router buffers
Sort
View
98
Voted
ICCCN
2007
IEEE
15 years 6 months ago
Delay Analysis of Combined Input-Crosspoint Queueing Switches
Abstract— The switch architecture with the combined inputcrosspoint queueing (CICQ) scheme has been recognized as a practical promising solution for building cost-effective highp...
Ge Nong, Ning Situ, Mounir Hamdi
107
Voted
ICC
2007
IEEE
133views Communications» more  ICC 2007»
15 years 6 months ago
Multiple-Input and Shared Buffer Architectures for Asynchronous Optical Burst Switching Networks
— In this paper, we present the architectural design of optical burst-buffers that can truly emulate input queuing and accommodate asynchronous burst operation. The architectural...
Konstantinos Yiannopoulos, Emmanouel A. Varvarigos...
ESOP
2008
Springer
15 years 2 months ago
Inferring Channel Buffer Bounds Via Linear Programming
We present a static analysis for inferring the maximum amount of buffer space used by a program consisting of concurrently running processes communicating via buffered channels. We...
Tachio Terauchi, Adam Megacz
RIVF
2003
15 years 1 months ago
MAF: Un Protocole de Multicast Fiable
— This paper describes the design and implementation of a novel reliable multicast protocol, totally reliable and scalable to large number of receivers. MAF relies on Active Netw...
Prométhée Spathis, Kim Loan Thai
92
Voted
TIT
2008
83views more  TIT 2008»
15 years 11 days ago
On the Large Deviations of Resequencing Queue Size: 2-M/M/1 Case
Abstract--In data communication networks, packets that arrive at the receiving host may be disordered for reasons such as retransmission of dropped packets or multi-path routing. R...
Ye Xia, David N. C. Tse