Sciweavers

719 search results - page 65 / 144
» Sizing router buffers
Sort
View
103
Voted
INFOCOM
2006
IEEE
15 years 6 months ago
Strong Performance Guarantees for Asynchronous Crossbar Schedulers
– Crossbar-based switches are commonly used to implement routers with throughputs up to about 1 Tb/s. The advent of crossbar scheduling algorithms that provide strong performance...
Jonathan Turner
133
Voted
RTSS
2006
IEEE
15 years 6 months ago
Modeling and Worst-Case Dimensioning of Cluster-Tree Wireless Sensor Networks
Time-sensitive Wireless Sensor Network (WSN) applications require finite delay bounds in critical situations. This paper provides a methodology for the modeling and the worst-case...
Anis Koubaa, Mário Alves, Eduardo Tovar
72
Voted
ASPDAC
2006
ACM
95views Hardware» more  ASPDAC 2006»
15 years 6 months ago
The design and implementation of a low-latency on-chip network
— Many of the issues that will be faced by the designers of multi-billion transistor chips may be alleviated by the presence of a flexible global communication infrastructure. I...
Robert D. Mullins, Andrew West, Simon W. Moore
CN
2002
77views more  CN 2002»
15 years 12 days ago
MATE: multipath adaptive traffic engineering
Destination-based forwarding in traditional IP routers has not been able to take full advantage of multiple paths that frequently exist in Internet Service Provider Networks. As a...
Anwar Elwalid, Cheng Jin, Steven H. Low, Indra Wid...
108
Voted
SAINT
2005
IEEE
15 years 6 months ago
On Scalable Modeling of TCP Congestion Control Mechanism for Large-Scale IP Networks
In this paper, we propose an analytic approach of modeling a closed-loop network with multiple feedback loops using fluid-flow approximation. Specifically, we model building bl...
Hiroyuki Ohsaki, Juñya Ujiie, Makoto Imase