Sciweavers

719 search results - page 70 / 144
» Sizing router buffers
Sort
View
99
Voted
GRAPHICSINTERFACE
2004
15 years 2 months ago
Compressed Multisampling for Efficient Hardware Edge Antialiasing
Today's hardware graphics accelerators incorporate techniques to antialias edges and minimize geometry-related sampling artifacts. Two such techniques, brute force supersampl...
Philippe Beaudoin, Pierre Poulin
129
Voted
INFOCOM
2006
IEEE
15 years 6 months ago
The Concurrent Matching Switch Architecture
Abstract— Network operators need high capacity router architectures that can offer scalability, provide throughput guarantees, and maintain packet ordering. However, current cent...
Bill Lin, Isaac Keslassy
HOTI
2005
IEEE
15 years 6 months ago
A Scalable Switch for Service Guarantees
— Operators need routers to provide service guarantees such as guaranteed flow rates and fairness among flows, so as to support real-time traffic and traffic engineering. How...
Bill Lin, Isaac Keslassy
79
Voted
ICNP
2005
IEEE
15 years 6 months ago
Intersection Characteristics of End-to-End Internet Paths and Trees
This paper focuses on understanding the scale and the distribution of “state overhead” (briefly load) that is incurred on the routers by various value-added network services,...
Sevcan Bilir, Kamil Saraç, Turgay Korkmaz
INFOCOM
2002
IEEE
15 years 5 months ago
Efficient Hardware Architecture for Fast IP Address Lookup
 A multigigabit IP router may receive several millions packets per second from each input link. For each packet, the router needs to find the longest matching prefix in the forw...
Derek C. W. Pao, Angus Wu, Cutson Liu, Kwan Lawren...