Sciweavers

719 search results - page 77 / 144
» Sizing router buffers
Sort
View
FCCM
2009
IEEE
115views VLSI» more  FCCM 2009»
15 years 4 months ago
Multi-Core Architecture on FPGA for Large Dictionary String Matching
FPGA has long been considered an attractive platform for high performance implementations of string matching. However, as the size of pattern dictionaries continues to grow, such ...
Qingbo Wang, Viktor K. Prasanna
97
Voted
ANSS
2001
IEEE
15 years 4 months ago
New Queuing Strategy for Large Scale ATM Switches
In this work, we study the different buffering techniques used in the literature to solve the contention problem in A TM switching architectures. The objective of our study is to ...
Mohsen Guizani, Ala I. Al-Fuqaha
JUCS
2007
108views more  JUCS 2007»
15 years 14 days ago
On Pipelining Sequences of Data-Dependent Loops
: Sequences of data-dependent tasks, each one traversing large data sets, exist in many applications (such as video, image and signal processing applications). Those tasks usually ...
Rui Rodrigues, João M. P. Cardoso
87
Voted
TWC
2008
114views more  TWC 2008»
15 years 14 days ago
Two dimensional cross-layer optimization for packet transmission over fading channel
In this paper a single-input-single-output wireless data transmission system with adaptive modulation and coding over correlated fading channel is considered, where run-time power ...
Xiaofeng Bai, Abdallah Shami
130
Voted
CLUSTER
2004
IEEE
15 years 13 days ago
Performance Evaluation of Deflection Routing in Optical IP Packet-Switched Networks
In previous papers [5,6], an optical switch architecture was proposed to handle variable-length packets such as IP datagrams, based on an AWG device to route packets and equipped w...
Stefano Bregni, Achille Pattavina