Sciweavers

719 search results - page 78 / 144
» Sizing router buffers
Sort
View
CN
2002
102views more  CN 2002»
15 years 13 days ago
Predicting bottleneck bandwidth sharing by generalized TCP flows
The paper presents a technique for computing the individual throughputs and the average queue occupancy when multiple TCP connections share a single bottleneck buffer. The bottlene...
Archan Misra, Teunis J. Ott, John S. Baras
TELSYS
2002
122views more  TELSYS 2002»
15 years 7 days ago
Performance Analysis of Reassembly and Multiplexing Queueing with Long-Range-Dependent Input Traffic
This paper studies the impact of long-range-dependent (LRD) traffic on the performance of reassembly and multiplexing queueing. A queueing model characterizing the general reassemb...
George C. Lin, Tatsuya Suda, Fumio Ishizaki
INFOCOM
1992
IEEE
15 years 4 months ago
Design of Virtual Channel Queue in an ATM Broadband Terminal Adaptor
In order to take advantage of the low entry cost of the future public ATM (asynchronous transfer mode) network with shared facilities, it is highly desirable to interconnect diffe...
H. Jonathan Chao, Donald E. Smith
ISCAS
2005
IEEE
115views Hardware» more  ISCAS 2005»
15 years 6 months ago
VLSI architecture based on packet data transfer scheme and its application
Abstract— Packet data transfer scheme is introduced for intrachip data transfer to solve an interconnection problem. Double transmission lines are provided as a platform of the m...
Yuya Homma, Michitaka Kameyama, Yoshichika Fujioka...
120
Voted
FPGA
2004
ACM
163views FPGA» more  FPGA 2004»
15 years 4 months ago
Time and area efficient pattern matching on FPGAs
Pattern matching for network security and intrusion detection demands exceptionally high performance. Much work has been done in this field, and yet there is still significant roo...
Zachary K. Baker, Viktor K. Prasanna