Sciweavers

719 search results - page 84 / 144
» Sizing router buffers
Sort
View
77
Voted
SPAA
2009
ACM
16 years 1 months ago
Approximation algorithms for time-constrained scheduling on line networks
We consider the problem of time-constrained scheduling of packets in a communication network. Each packet has, in addition to its source and its destination, a release time and a ...
Harald Räcke, Adi Rosén
DFT
2005
IEEE
103views VLSI» more  DFT 2005»
15 years 6 months ago
Methodologies and Algorithms for Testing Switch-Based NoC Interconnects
In this paper, we present two novel methodologies for testing the interconnect fabrics of network-on-chip (NoC) based chips. Both use the concept of recursive testing, with differ...
Cristian Grecu, Partha Pratim Pande, Baosheng Wang...
91
Voted
AICT
2009
IEEE
123views Communications» more  AICT 2009»
15 years 5 months ago
Performance Evaluation of Multicast Routing over Multilayer Multistage Interconnection Networks
Multilayer MINs have emerged mainly due to the increased need for routing capacity in the presence of multicast and broadcast traffic, their performance prediction and evaluation ...
D. C. Vasiliadis, G. E. Rizos, C. Vassilakis, E. G...
ISPD
2000
ACM
108views Hardware» more  ISPD 2000»
15 years 5 months ago
A hybrid dynamic/quadratic programming algorithm for interconnect tree optimization
In this paper, we present an algorithm for delay minimization of interconnect trees by simultaneous buffer insertion/sizing and wire sizing. The algorithm integrates the quadratic...
Yu-Yen Mo, Chris C. N. Chu
102
Voted
ICCAD
1998
IEEE
81views Hardware» more  ICCAD 1998»
15 years 4 months ago
A simultaneous routing tree construction and fanout optimization algorithm
- This paper presents an optimal algorithm for solving the problem of simultaneous fanout optimization and routing tree construction for an ordered set of critical sinks. The algor...
Amir H. Salek, Jinan Lou, Massoud Pedram