Sciweavers

719 search results - page 89 / 144
» Sizing router buffers
Sort
View
IPPS
1998
IEEE
15 years 4 months ago
HIPIQS: A High-Performance Switch Architecture Using Input Queuing
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
100
Voted
SIGCOMM
1995
ACM
15 years 4 months ago
Performance Bounds in Communication Networks with Variable-Rate Links
In most network models for quality of service support, the communication links interconnecting the switches and gateways are assumed to have fixed bandwidth and zero error rate. T...
Kam Lee
93
Voted
OSDI
2000
ACM
15 years 1 months ago
Latency Management in Storage Systems
Storage Latency Estimation Descriptors, or SLEDs, are an API that allow applications to understand and take advantage of the dynamic state of a storage system. By accessing data i...
Rodney Van Meter, Minxi Gao
78
Voted
STOC
2003
ACM
99views Algorithms» more  STOC 2003»
16 years 26 days ago
On the fractal behavior of TCP
We propose a natural, mathematically tractable model of TCP which captures both its additive-increase, multiplicative-decrease behavior and its feedback mechanism. Neither a fluid...
Anna C. Gilbert, Howard J. Karloff
ICCD
2001
IEEE
114views Hardware» more  ICCD 2001»
15 years 9 months ago
Allocation by Conflict: A Simple Effective Multilateral Cache Management Scheme
Several schemes have been proposed that incorporate an auxiliary buffer to improve the performance of a given size cache. Victim caching, aims to reduce the impact of conflict mis...
Edward S. Tam, Stevan A. Vlaovic, Gary S. Tyson, E...