Sciweavers

9490 search results - page 1726 / 1898
» Slow Intelligence Systems
Sort
View
TSP
2010
14 years 11 months ago
MIMO transceivers with decision feedback and bit loading: theory and optimization
This paper considers MIMO transceivers with linear precoders and decision feedback equalizers (DFEs), with bit allocation at the transmitter. Zero-forcing (ZF) is assumed. Consider...
Ching-Chih Weng, Chun-Yang Chen, P. P. Vaidyanatha...
TSP
2010
14 years 11 months ago
Statistics of Co-Channel Interference in a Field of Poisson and Poisson-Poisson Clustered Interferers
Abstract--With increasing spatial reuse of radio spectrum, cochannel interference is becoming a dominant noise source and may severely degrade the communication performance of wire...
Kapil Gulati, Brian L. Evans, Jeffrey G. Andrews, ...
TVLSI
2010
14 years 11 months ago
A Low-Power DSP for Wireless Communications
This paper proposes a low-power high-throughput digital signal processor (DSP) for baseband processing in wireless terminals. It builds on our earlier architecture--Signal processi...
Hyunseok Lee, Chaitali Chakrabarti, Trevor N. Mudg...
TVLSI
2010
14 years 11 months ago
Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding
By storing more than one bit in each memory cell, multi-level per cell (MLC) NAND flash memories are dominating global flash memory market due to their appealing storage density ad...
Shu Li, Tong Zhang
TVLSI
2010
14 years 11 months ago
C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
Microprocessor designers have been torn between tight constraints on the amount of on-chip cache memory and the high latency of off-chip memory, such as dynamic random access memor...
Xi Chen, Lei Yang, Robert P. Dick, Li Shang, Haris...
« Prev « First page 1726 / 1898 Last » Next »