Sciweavers

1541 search results - page 100 / 309
» Software Hardware Co-Scheduling for Reconfigurable Computing...
Sort
View
FPGA
2000
ACM
150views FPGA» more  FPGA 2000»
15 years 7 months ago
Programmable memory blocks supporting content-addressable memory
The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corporation includes the capability of implementing content addressable memory (CAM) as ...
Frank Heile, Andrew Leaver, Kerry Veenstra
165
Voted
DASIP
2010
14 years 11 months ago
High level design space exploration of RVC codec specifications for multi-core heterogeneous platforms
Nowadays, the design flow of complex signal processing embedded systems starts with a specification of the application by means of a large and sequential program (usually in C/C++...
Christophe Lucarz, Ghislain Roquier, Marco Mattave...
ISQED
2006
IEEE
123views Hardware» more  ISQED 2006»
15 years 10 months ago
A Simulation-Based Soft Error Estimation Methodology for Computer Systems
This paper proposes a simulation-based soft error estimation methodology for computer systems. Accumulating soft error rates (SERs) of all memories in a computer system results in...
Makoto Sugihara, Tohru Ishihara, Masanori Muroyama...
FPGA
2004
ACM
140views FPGA» more  FPGA 2004»
15 years 7 months ago
Using reconfigurability to achieve real-time profiling for hardware/software codesign
Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces...
Lesley Shannon, Paul Chow
ISORC
2008
IEEE
15 years 10 months ago
Hardware Objects for Java
Java, as a safe and platform independent language, avoids access to low-level I/O devices or direct memory access. In standard Java, low-level I/O it not a concern; it is handled ...
Martin Schoeberl, Christian Thalinger, Stephan Kor...