Sciweavers

1541 search results - page 111 / 309
» Software Hardware Co-Scheduling for Reconfigurable Computing...
Sort
View
FCCM
2006
IEEE
195views VLSI» more  FCCM 2006»
15 years 4 months ago
A Parallel Hardware Architecture for fast Gaussian Elimination over GF(2)
This paper presents a hardware-optimized variant of the well-known Gaussian elimination over GF(2) and its highly efficient implementation. The proposed hardware architecture, we...
Andrey Bogdanov, M. C. Mertens
ASAP
2008
IEEE
120views Hardware» more  ASAP 2008»
14 years 12 months ago
Lightweight DMA management mechanisms for multiprocessors on FPGA
This paper presents a multiprocessor system on FPGA that adopts Direct Memory Access (DMA) mechanisms to move data between the external memory and the local memory of each process...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
RAS
2008
109views more  RAS 2008»
14 years 9 months ago
When hard realtime matters: Software for complex mechatronic systems
A still growing number of software concepts and framworks have been proposed to meet the challenges in the development of more and more complex robotic systems, like humanoids or n...
Berthold Bäuml, Gerd Hirzinger
ASAP
2008
IEEE
167views Hardware» more  ASAP 2008»
15 years 4 months ago
Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms
Process technology has reduced in size such that it is possible to implement complete applicationspecific architectures as Systems-on-Chip (SoCs) using both Application-Specific I...
David Dickin, Lesley Shannon
ISCAS
2006
IEEE
100views Hardware» more  ISCAS 2006»
15 years 3 months ago
Power system on a chip (PSoC)
— This paper addresses modeling issues behind the development of a hardware analog emulator of power system behavior referred to as a Power System on a Chip (PSoC). The paper wil...
Chika O. Nwankpa, A. S. Deese, Qingyan Liu, Aaron ...