9974 search results - page 39 / 1995 » Software Interconnection Models |
121
click to vote
ASPDAC
2006
ACM
15 years 7 months ago
2006
ACM
– We propose an interconnect diagnosis scheme based on Oscillation Ring test methodology for SOC design with heterogeneous cores. The target fault models are delay faults and cro...
117
click to vote
ALC
1997
15 years 2 months ago
1997
In the context of the modular and incremental development of complex systems, viewed as interconnections of interacting components, new dimensions and new problems arise in the ca...
GLOBECOM
2008
IEEE
15 years 2 months ago
2008
IEEE
— This paper investigates the role of providers’ market shares for consumers and websites on interconnection settlements between networks. We proposed to differentiate traffic ...
116
click to vote
FPGA
2008
ACM
15 years 3 months ago
2008
ACM
Logical effort (LE) is a linear technique for modelling the delay of a circuit in a technology independent manner. It offers the potential to simplify delay models for FPGAs and g...
112
click to vote
IOLTS
2003
IEEE
15 years 6 months ago
2003
IEEE
On-chip global interconnections in very deep submicron technology (VDSM) ICs are becoming more sensitive and prone to errors caused by power supply noise, crosstalk noise, delay v...