Sciweavers

22358 search results - page 3904 / 4472
» Software Performance Engineering
Sort
View
IEEEINTERACT
2003
IEEE
16 years 3 days ago
A Region-Based Compilation Infrastructure
: The traditional framework for back-end compilation is based on the scope of functions, which is a natural boundary to partition an entire program for compilation. However, the si...
Yang Liu, Zhaoqing Zhang, Ruliang Qiao, Roy Dz-Chi...
MICRO
2003
IEEE
143views Hardware» more  MICRO 2003»
16 years 2 days ago
VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power
Energy-efficient processor design is becoming more and more important with technology scaling and with high performance requirements. Supply-voltage scaling is an efficient way to...
Hai Li, Chen-Yong Cher, T. N. Vijaykumar, Kaushik ...
IPPS
2002
IEEE
15 years 11 months ago
Can User-Level Protocols Take Advantage of Multi-CPU NICs?
Modern high speed interconnects such as Myrinet and Gigabit Ethernet have shifted the bottleneck in communication from the interconnect to the messaging software at the sending an...
Piyush Shivam, Pete Wyckoff, Dhabaleswar K. Panda
CLEF
2006
Springer
15 years 10 months ago
CLEF 2006: Ad Hoc Track Overview
We describe the objectives and organization of the CLEF 2006 ad hoc track and discuss the main characteristics of the tasks offered to test monolingual, bilingual, and multilingual...
Giorgio Maria Di Nunzio, Nicola Ferro, Thomas Mand...
FPGA
2004
ACM
140views FPGA» more  FPGA 2004»
15 years 10 months ago
Using reconfigurability to achieve real-time profiling for hardware/software codesign
Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces...
Lesley Shannon, Paul Chow
« Prev « First page 3904 / 4472 Last » Next »