Sciweavers

214 search results - page 24 / 43
» Software Performance Estimation in MPSoC Design
Sort
View
CODES
2008
IEEE
15 years 10 months ago
Static analysis for fast and accurate design space exploration of caches
Application-specific system-on-chip platforms create the opportunity to customize the cache configuration for optimal performance with minimal chip estate. Simulation, in partic...
Yun Liang, Tulika Mitra
112
Voted
GLOBECOM
2009
IEEE
15 years 10 months ago
Least Squares Estimation for the Digital Compensation of Tx Leakage in zero-IF Receivers
—Transmitter Leakage has a significant impact on the system performance in mobile devices using zero-IF receivers and thus requires a suitable compensation. In contrast to analo...
Andreas Frotzscher, Gerhard Fettweis
136
Voted
DAC
1992
ACM
15 years 7 months ago
High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers
Designing instruction set processors and constructing their compilers are mutually dependent tasks. Piper is a high level synthesis tool of ADAS which controls the hardware-softwa...
Ing-Jer Huang, Alvin M. Despain
145
Voted
USENIX
2003
15 years 4 months ago
Design and Implementation of Power-Aware Virtual Memory
Despite constant improvements in fabrication technology, hardware components are consuming more power than ever. With the everincreasing demand for higher performance in highly-in...
Hai Huang, Padmanabhan Pillai, Kang G. Shin
CASES
2003
ACM
15 years 7 months ago
A hierarchical approach for energy efficient application design using heterogeneous embedded systems
Several features such as reconfiguration, voltage and frequency scaling, low-power operating states, duty-cycling, etc. are exploited for latency and energy efficient application ...
Sumit Mohanty, Viktor K. Prasanna