Sciweavers

565 search results - page 65 / 113
» Software Techniques for Improving MPP Bulk-Transfer Performa...
Sort
View
DATE
2008
IEEE
167views Hardware» more  DATE 2008»
15 years 4 months ago
Accuracy-Adaptive Simulation of Transaction Level Models
Simulation of transaction level models (TLMs) is an established embedded systems design technique. Its use cases include virtual prototyping for early software development, platfo...
Martin Radetzki, Rauf Salimi Khaligh
ICASSP
2011
IEEE
14 years 1 months ago
Video error concealment using sparse recovery and local dictionaries
Video error concealment is a post-processing technique that conceals the errors in a decoded video sequence based on data available only at the decoder. Most of the current techni...
Dzung Nguyen, Minh Dao, Trac Tran
ASPLOS
2012
ACM
13 years 5 months ago
An update-aware storage system for low-locality update-intensive workloads
Traditional storage systems provide a simple read/write interface, which is inadequate for low-locality update-intensive workloads because it limits the disk scheduling flexibili...
Dilip Nijagal Simha, Maohua Lu, Tzi-cker Chiueh
LCPC
2004
Springer
15 years 3 months ago
HiLO: High Level Optimization of FFTs
As computing platforms become more and more complex, the task of optimizing performance critical codes becomes more challenging. Recently, more attention has been focused on automa...
Nick Rizzolo, David A. Padua
ISCA
2007
IEEE
152views Hardware» more  ISCA 2007»
15 years 4 months ago
Carbon: architectural support for fine-grained parallelism on chip multiprocessors
Chip multiprocessors (CMPs) are now commonplace, and the number of cores on a CMP is likely to grow steadily. However, in order to harness the additional compute resources of a CM...
Sanjeev Kumar, Christopher J. Hughes, Anthony D. N...