Sciweavers

565 search results - page 79 / 113
» Software Techniques for Improving MPP Bulk-Transfer Performa...
Sort
View
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
15 years 4 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
TCAD
2008
114views more  TCAD 2008»
14 years 9 months ago
Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management
Three-dimensional integration has the potential to improve the communication latency and integration density of chip-level multiprocessors (CMPs). However, the stacked highpower de...
Changyun Zhu, Zhenyu (Peter) Gu, Li Shang, Robert ...
CGO
2007
IEEE
15 years 4 months ago
Microarchitecture Sensitive Empirical Models for Compiler Optimizations
This paper proposes the use of empirical modeling techniques for building microarchitecture sensitive models for compiler optimizations. The models we build relate program perform...
Kapil Vaswani, Matthew J. Thazhuthaveetil, Y. N. S...
CLUSTER
2007
IEEE
15 years 1 months ago
Identifying energy-efficient concurrency levels using machine learning
Abstract-- Multicore microprocessors have been largely motivated by the diminishing returns in performance and the increased power consumption of single-threaded ILP microprocessor...
Matthew Curtis-Maury, Karan Singh, Sally A. McKee,...
AUIC
2005
IEEE
15 years 3 months ago
Aiding Text Entry of Foreign Alphabets with Visual Keyboard Plus
Computer keyboards are used to input hundreds of different languages using many different alphabets. Despite this diversity, the physical layout of keyboards is fairly uniform, ...
L. Rennie, Andy Cockburn