Sciweavers

744 search results - page 113 / 149
» Software Transactional Memory on Relaxed Memory Models
Sort
View
ISPASS
2010
IEEE
15 years 8 months ago
Demystifying GPU microarchitecture through microbenchmarking
—Graphics processors (GPU) offer the promise of more than an order of magnitude speedup over conventional processors for certain non-graphics computations. Because the ften prese...
Henry Wong, Misel-Myrto Papadopoulou, Maryam Sadoo...
ADAEUROPE
2005
Springer
15 years 7 months ago
The ESA Ravenscar Benchmark
This article presents ERB, the ESA Ravenscar Benchmark. ERB aims at providing a synthetic benchmark comparing the efficiency of various Ada Ravenscar implementations and the RTEMS...
Romain Berrendonner, Jérôme Guitton
ISORC
2003
IEEE
15 years 7 months ago
Design of SMIL Browser Functionality in Mobile Terminals
SMIL is a markup language which enables us to describe multimedia contents. This paper proposes a design model of SMIL browser functionality for mobile terminals whose resources a...
Satoshi Hieda, Yoshinori Saida, Hiroshi Chishima, ...
ICPR
2000
IEEE
15 years 6 months ago
Transparent Parallel Image Processing by way of a Familiar Sequential API
This paper describes an infrastructure that enables transparent development of image processing software for parallel computers. The infrastructure’s main component is an image ...
Frank J. Seinstra, Dennis Koelma
MICRO
2006
IEEE
114views Hardware» more  MICRO 2006»
15 years 8 months ago
Authentication Control Point and Its Implications For Secure Processor Design
Secure processor architecture enables tamper-proof protection on software that addresses many difficult security problems such as reverse-engineering prevention, trusted computing...
Weidong Shi, Hsien-Hsin S. Lee