Sciweavers

744 search results - page 23 / 149
» Software Transactional Memory on Relaxed Memory Models
Sort
View
139
Voted
SBACPAD
2008
IEEE
170views Hardware» more  SBACPAD 2008»
15 years 10 months ago
Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design
Transactional memory is emerging as a parallel programming paradigm for multi-core processors. Despite the recent interest in transactional memory, there has been no study to char...
James Poe, Chang-Burm Cho, Tao Li
140
Voted
ACMMSP
2006
ACM
257views Hardware» more  ACMMSP 2006»
15 years 9 months ago
Memory models for open-nested transactions
Open nesting provides a loophole in the strict model of atomic transactions. Moss and Hosking suggested adapting open nesting for transactional memory, and Moss and a group at Sta...
Kunal Agrawal, Charles E. Leiserson, Jim Sukha
POPL
2008
ACM
16 years 3 months ago
High-level small-step operational semantics for transactions
Software transactions have received significant attention as a way to simplify shared-memory concurrent programming, but insufficient focus has been given to the precise meaning o...
Katherine F. Moore, Dan Grossman
123
Voted
MICRO
2008
IEEE
109views Hardware» more  MICRO 2008»
15 years 10 months ago
Dependence-aware transactional memory for increased concurrency
—Transactional memory (TM) is a promising paradigm for helping programmers take advantage of emerging multicore platforms. Though they perform well under low contention, hardware...
Hany E. Ramadan, Christopher J. Rossbach, Emmett W...