Sciweavers

744 search results - page 73 / 149
» Software Transactional Memory on Relaxed Memory Models
Sort
View
RTSS
2007
IEEE
15 years 10 months ago
Toward the Predictable Integration of Real-Time COTS Based Systems
The integration phase of real-time COTS-based systems is often problematic because when multiple tasks run concurrently, the interference at the bus level between cache fetching a...
Rodolfo Pellizzoni, Marco Caccamo
ITCC
2005
IEEE
15 years 9 months ago
Impact of Java Compressed Heap on Mobile/Wireless Communication
M-commerce has shown up as e-commerce in mobile and wireless communication, and now deals with on-line banking, stock trading, auctions, transactions, and mobile media. M-commerce...
Mayumi Kato, Chia-Tien Dan Lo
ISCA
2007
IEEE
145views Hardware» more  ISCA 2007»
15 years 10 months ago
Mechanisms for store-wait-free multiprocessors
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
Thomas F. Wenisch, Anastassia Ailamaki, Babak Fals...
HICSS
1999
IEEE
121views Biometrics» more  HICSS 1999»
15 years 8 months ago
Evaluation of the JIAJIA Software DSM System on High Performance Computer Architectures
Distributed Shared Memory (DSM) combines the scalability of loosely coupled multicomputer systems with the ease of usability of tightly coupled multiprocessors, and allows transpa...
M. Rasit Eskicioglu, T. Anthony Marsland, Weiwu Hu...
CASES
2009
ACM
15 years 1 months ago
Mapping stream programs onto heterogeneous multiprocessor systems
This paper presents a partitioning and allocation algorithm for an iterative stream compiler, targeting heterogeneous multiprocessors with constrained distributed memory and any c...
Paul M. Carpenter, Alex Ramírez, Eduard Ayg...