Sciweavers

2512 search results - page 409 / 503
» Software Transactional Memory
Sort
View
435
Voted
ICSE
2012
IEEE-ACM
13 years 5 months ago
Industrial application of concolic testing approach: A case study on libexif by using CREST-BV and KLEE
—As smartphones become popular, manufacturers such as Samsung Electronics are developing smartphones with rich functionality such as a camera and photo editing quickly, which acc...
Yunho Kim, Moonzoo Kim, Young Joo Kim, Yoonkyu Jan...
132
Voted
ISPASS
2010
IEEE
15 years 10 months ago
Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads
Abstract—We generate and provide miniature synthetic benchmark clones for modern workloads to solve two pre-silicon design challenges, namely: 1) huge simulation time (weeks to m...
Karthik Ganesan, Jungho Jo, Lizy K. John
134
Voted
ISPASS
2009
IEEE
15 years 10 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
138
Voted
BIRTHDAY
2009
Springer
15 years 10 months ago
Vertical Object Layout and Compression for Fixed Heaps
Research into embedded sensor networks has placed increased focus on the problem of developing reliable and flexible software for microcontroller-class devices. Languages such as ...
Ben Titzer, Jens Palsberg
ISCA
2009
IEEE
199views Hardware» more  ISCA 2009»
15 years 10 months ago
SigRace: signature-based data race detection
Detecting data races in parallel programs is important for both software development and production-run diagnosis. Recently, there have been several proposals for hardware-assiste...
Abdullah Muzahid, Darío Suárez Graci...