Sciweavers

2025 search results - page 292 / 405
» Software performance modelling using PEPA nets
Sort
View
VLSI
2005
Springer
15 years 6 months ago
Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits
Quasi delay insensitive circuits are functionally independent of delays in gates and wires (except for some particular wires). Such asynchronous circuits offer high robustness but...
Bertrand Folco, Vivian Brégier, Laurent Fes...
IUI
2009
ACM
15 years 5 months ago
Collaborative translation by monolinguals with machine translators
In this paper, we present the concept for collaborative translation, where two non-bilingual people who use different languages collaborate to perform the task of translation usin...
Daisuke Morita, Toru Ishida
103
Voted
CGO
2005
IEEE
15 years 6 months ago
A Progressive Register Allocator for Irregular Architectures
Register allocation is one of the most important optimizations a compiler performs. Conventional graphcoloring based register allocators are fast and do well on regular, RISC-like...
David Koes, Seth Copen Goldstein
104
Voted
ASWEC
2007
IEEE
15 years 4 months ago
Influence Control for Dynamic Reconfiguration
Influence control is a very challenging issue in dynamic reconfiguration and still not well addressed in the literature. This paper argues that dynamic reconfiguration influences s...
Zhikun Zhao, Wei Li
113
Voted
DAIS
2009
15 years 1 months ago
Foraging for Better Deployment of Replicated Service Components
Abstract. Our work focuses on distributed software services and their requirements in terms of system performance and dependability. We target the problem of finding optimal deploy...
Máté J. Csorba, Hein Meling, Poul E....