Sciweavers

2025 search results - page 302 / 405
» Software performance modelling using PEPA nets
Sort
View
89
Voted
MSWIM
2006
ACM
15 years 6 months ago
Sampling time-dependent parameters in high-speed network monitoring
Nowadays network bandwidth is increasing continuously for endusers and network providers. Network monitoring tools have to be able to support these high-speed networks, processing...
Edurne Izkue, Eduardo Magaña
HIPEAC
2005
Springer
15 years 6 months ago
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems
Abstract. Power efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor co...
Ke Ning, David R. Kaeli
125
Voted
PPOPP
2009
ACM
16 years 1 months ago
Mapping parallelism to multi-cores: a machine learning based approach
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
Zheng Wang, Michael F. P. O'Boyle
118
Voted
DAC
2005
ACM
16 years 1 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer
129
Voted
CODES
2005
IEEE
15 years 6 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...