Sciweavers

7027 search results - page 1205 / 1406
» Software process: a roadmap
Sort
View
DSN
2002
IEEE
15 years 11 months ago
Detecting Processor Hardware Faults by Means of Automatically Generated Virtual Duplex Systems
A virtual duplex system (VDS) can be used to increase safety without the use of structural redundancy on a single machine. If a deterministic program P is calculating a given func...
Markus Jochim
IPPS
2002
IEEE
15 years 10 months ago
Java Mirrors: Building Blocks for Remote Interaction
Java mirror objects are building blocks for integrating web-based with high performance applications. This paper demonstrates the utility of mirror objects for construction of rem...
Yuan Chen, Karsten Schwan, David W. Rosen
IPPS
2002
IEEE
15 years 10 months ago
Variable Partitioning and Scheduling of Multiple Memory Architectures for DSP
Multiple memory module architecture enjoys higher memory access bandwidth and thus higher performance. Two key problems in gaining high performance in this kind of architecture ar...
Qingfeng Zhuge, Bin Xiao, Edwin Hsing-Mean Sha
ISCAS
2002
IEEE
124views Hardware» more  ISCAS 2002»
15 years 10 months ago
Performance optimization of multiple memory architectures for DSP
Multiple memory module architecture offers higher performance by providing potentially doubled memory bandwidth. Two key problems in gaining high performance in this kind of archi...
Qingfeng Zhuge, Bin Xiao, Edwin Hsing-Mean Sha
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 10 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
« Prev « First page 1205 / 1406 Last » Next »