Sciweavers

7027 search results - page 1250 / 1406
» Software process: a roadmap
Sort
View
TPDS
2008
124views more  TPDS 2008»
15 years 5 months ago
Efficient Breadth-First Search on the Cell/BE Processor
Multicore processors are an architectural paradigm shift that promises a dramatic increase in performance. But, they also bring an unprecedented level of complexity in algorithmic ...
Daniele Paolo Scarpazza, Oreste Villa, Fabrizio Pe...
JMM2
2007
118views more  JMM2 2007»
15 years 5 months ago
FPGA-based Real-time Optical Flow Algorithm Design and Implementation
—Optical flow algorithms are difficult to apply to robotic vision applications in practice because of their extremely high computational and frame rate requirements. In most case...
Zhaoyi Wei, Dah-Jye Lee, Brent E. Nelson
TVLSI
2008
133views more  TVLSI 2008»
15 years 5 months ago
A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance
Reconfigurable hardware has become a well-accepted option for implementing digital signal processing (DSP). Traditional devices such as field-programmable gate arrays offer good fi...
Mitchell J. Myjak, José G. Delgado-Frias
TVLSI
2008
85views more  TVLSI 2008»
15 years 5 months ago
Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors
Chip-Multi-Processors (CMP) utilize multiple energy-efficient Processing Elements (PEs) to deliver high performance while maintaining an efficient ratio of performance to energy-c...
A. Elyada, Ran Ginosar, Uri Weiser
JUCS
2007
87views more  JUCS 2007»
15 years 5 months ago
Supporting the Modeling of Flexible Educational Units PoEML: A Separation of Concerns Approach
: Educational Modeling Languages (EMLs) have been proposed to support the modeling of educational units. Currently, there are some EML proposals devoted to provide a computational ...
Manuel Caeiro Rodríguez, Maria José ...
« Prev « First page 1250 / 1406 Last » Next »