Sciweavers

354 search results - page 11 / 71
» Sorting networks on FPGAs
Sort
View
MST
2002
74views more  MST 2002»
14 years 11 months ago
Sorting and Counting Networks of Arbitrary Width and Small Depth
Costas Busch, Maurice Herlihy
SLIP
2006
ACM
15 years 5 months ago
The routability of multiprocessor network topologies in FPGAs
A fundamental difference between ASICs and FPGAs is that wires in ASICs are designed such that it matches the requirements of a particular design. Wire parameters such as: length...
Manuel Saldaña, Lesley Shannon, Paul Chow
DAGSTUHL
2006
15 years 1 months ago
Managing power amongst a group of networked embedded fpgas using dynamic reconfiguration and task migration
Small unpiloted aircraft (UAVs) each have limited power budgets. If a group (swarm) of small UAVs is organised to perform a common task such as geo-location, then it is possible t...
David A. Kearney, Mark Jasiunas
AHS
2006
IEEE
125views Hardware» more  AHS 2006»
15 years 5 months ago
Evolving Hardware with Self-reconfigurable connectivity in Xilinx FPGAs
Randomly connecting networks have proven to be universal computing machines. By interconnecting a set of nodes in a random way one can model very complicated non-linear dynamic sy...
Andres Upegui, Eduardo Sanchez
FPL
2003
Springer
136views Hardware» more  FPL 2003»
15 years 5 months ago
FPGAs for High Accuracy Clock Synchronization over Ethernet Networks
This article describes the architecture and implementation of two systems on a programmable chip, which support high accuracy clock synchronization over Ethernet networks. The netw...
Roland Höller