Sciweavers

354 search results - page 22 / 71
» Sorting networks on FPGAs
Sort
View
IJCNN
2007
IEEE
15 years 4 months ago
A Hardware-friendly Support Vector Machine for Embedded Automotive Applications
— We present here a hardware–friendly version of the Support Vector Machine (SVM), which is useful to implement its feed–forward phase on limited–resources devices such as ...
Davide Anguita, Alessandro Ghio, Stefano Pischiutt...
97
Voted
CEAS
2004
Springer
15 years 3 months ago
Reputation Network Analysis for Email Filtering
In addition to traditional spam detection applications, new methods of filtering messages – including whitelist and social network based filters – are being investigated to fur...
Jennifer Golbeck, James A. Hendler
83
Voted
MAM
2006
95views more  MAM 2006»
14 years 10 months ago
Stochastic spatial routing for reconfigurable networks
FPGA placement and routing is time consuming, often serving as the major obstacle inhibiting a fast edit-compile-test loop in prototyping and development and the major obstacle pr...
André DeHon, Randy Huang, John Wawrzynek
FCCM
2008
IEEE
176views VLSI» more  FCCM 2008»
14 years 10 months ago
The Effectiveness of Configuration Merging in Point-to-Point Networks for Module-based FPGA Reconfiguration
Communications infrastructure for modular reconfiguration of FPGAs needs to support the changing communications interfaces of a sequence of modules. In order to avoid the overhead...
Shannon Koh, Oliver Diessel
78
Voted
ERSA
2006
91views Hardware» more  ERSA 2006»
14 years 11 months ago
Intrinsic Embedded Hardware Evolution of Block-based Neural Networks
- An intrinsic embedded online evolution system has been designed using Block-based neural networks and implemented on Xilinx VirtexIIPro FPGAs. The designed network can dynamicall...
Saumil Merchant, Gregory D. Peterson, Seong Kong